


GSoC25 TL-Verilog Refactoring + AI Driven Conversion Project

→ Here Conversion → Semi-automated (Verilog to TL-Verilog via LLM)

Goal:

1) Thoughtful Approach AI can help


2)



Approach:


1) Use various versions of ChatGPT via its API


(Note: We are not tuning a custom LLM that might be an option in future)




Output (LLM) $y = \text{System messages } (x)$

→ Here Convert.py (script) → controls the interaction with LLM.





a) Each step $\rightarrow$ Provides LLM with 'system message' ✓



File: default-system-message.txt (some ex. msgs that define nature of conversion process)

b) Provide the prompt for the step and invoke LLM to do all (or part of the step).

c) LLM response

d) Run FEV to check correctness (vs) previous version flag.

e) If FEV passes ==)

$\rightarrow$ update code

$\rightarrow$ If the LLM gives flag-code update = 0, prompt for more modification & run FEV.

$\uparrow$ repeat (Do until complete)

$\rightarrow$ Next step & repeat the above.

Failure Scenario:

→ At any step the process fails, the script will ask LLM (or) human assistance.

Storage:

• output / updates → file system (output / updates)

→ This is needed so the script can be terminated / restarted. (It can pick where it left off)


Suppose → a process has step 1, step 2, step 3

→ A script is terminated in b/w after step 2,
f. s.

updates until step 2 → As it stored the updates until step 2 it can pick where it is terminated.

→ History of changes is maintained with an ability to revert


Infuture



→ After refactoring → Verilog ^{can be converted} to TL-Verilog & refactored further
the verilog

Flow of Convert.py

Verilog Conversion process



→ There are 3 files in the process

- 1) module.v
- 2) → chkpt.v
- 3) feved.v

Status:

→ The Initial script is in place for the verilog conversion steps

Convert.py (Reading)

Tools used

1) SymbiOsYS (Refactoring steps are formally verified.)

<module_name>_orig.v

<module_name>.v WIP refactored file (FEV will be run for this file)

<messages.<api>.json The messages to be sent to LLM.

-current/feved.v A link to most recent FEVed Verilog file.

→ chkpt.v → A link to last checkpoint.v file

(Additional files, created/captured in the process)

1) tmp/fev.sby & tmp/fev.eggy : The FEV Script for the

2) tmp/ms → temporary files used Conversion Jch.

for MS preprocessing of a prompt

3) tmp/pre_llm.v → sent to llm API

tmp/pre_llm_resp.v → Verilog response from LLM

tmp/diff.v Diff (llm.v & llm_resp.v)

4) tmp/diff_mod.v → a modification of diff.v to ignore

5) tmp/llm_upd.v → update verilog file after applying diff_mod.v.

6) tmp/llm.v → The updated Verilog (llm_upd.v @) prech
→ llm_response.txt : The LLM response file

default-system-message.txt

Overview:

1) Refactoring requests are farmed out any available agent.

→ Each request is bundled as an isolated job providing you with necessary background

a) background: background information that is relevant to the refactoring step

b) prompt

c) verilog

Several roles

→ Agents, Automation Software, FEV, Human-ver